Abstract-A novel technique for wideband injection locking in an LC oscillator is proposed. Phased-lock-loop and injection-locking elements are combined symbiotically to achieve wide locking range while retaining the simplicity of the latter. This method does not require a phase frequency detector or a loop filter to achieve phase lock. A mathematical analysis of the system is presented and the expression for new locking range is derived. A locking range of 13.4-17.2 GHz and an average jitter tracking bandwidth of up to 400 MHz were measured in a high-LC oscillator. This architecture is used to generate quadrature phases from a single clock without any frequency division. It also provides high-frequency jitter filtering while retaining the low-frequency correlated jitter essential for forwarded clock receivers. 
I. INTRODUCTION

I
NJECTION-LOCKED oscillators (ILOs) have been used in many wireline receivers because of their simple implementation and instantaneous locking characteristics. However, their application is hindered by their limited locking range compared with alternative techniques such as phase-locked loops (PLLs). Recent standards [1] require operation with data rates that span more than 10% of the nominal frequency. Therefore, transceivers must operate reliably over this range. A large locking range is also desirable to counter the inevitable PVT variations in modern scaled technologies.
Injection range of an LC ILO is inversely proportional to of the tank [2] . Thus, low-tanks have been used [3] to increase the locking range in an LC ILO, but this comes at the expense of higher power consumption, as shown in Fig. 1 . Intricate frequency-tracking mechanism such as a reference PLL has also been used to set the oscillator's natural frequency so that it is within the injection range of the reference clock [4] . This adds additional design complexity and an area/power penalty to the otherwise simple circuit, thus offsetting the merits of the injection-locked (IL)-based system. Another important requirement of wireline receivers that employ half-and quarter-rate architectures is generation of accurate quadrature phases. Injection-locked LC dividers have been frequently used for generating quadrature phases [5] , but they require complementary clocks at twice the desired frequency, which tends to be power inefficient. Quadrature phase generation from a single phase of clock without any frequency division 0018-9480 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. is highly desirable for half-and quarter-rate clock and data recovery (CDR) architectures.
In this paper, we propose a method for wideband injection locking in an LC oscillator that maintains the simplicity of an IL system. We also describe an extension of this method to produce quadrature phases from a single reference clock without any frequency division. The system has a wide jitter tracking bandwidth (JTB), which makes it useful for forwarded clock receivers [6] . This paper is organized as follows. Section II describes the system architecture. Section III presents a mathematical analysis describing the dynamics of the system. Measurement results are presented in Section IV. Finally, Section V summarizes our work by presenting conclusions. Fig. 2(a) shows the simplified block diagram of the proposed system. It consists of three basic elements, namely, a voltagecontrolled oscillator (VCO), mixer, and buffer. The buffered VCO output is mixed with the input reference and the resultant signal is fed back to the VCO to complete the feedback architecture.
II. SYSTEM ARCHITECTURE
A. Comparison With Injection-Locked Phased-Locked Loop (ILPLL)
In the locked state, an ILO can be modeled as a first-order PLL [7] . A first-order PLL is comprised of a VCO, mixer, and low-pass filter. In this work, we propose to eliminate the loop filter altogether. The resultant high-frequency component of the mixer is used to perform injection locking. This is different from an ILPLL structure [see Fig. 2(b) ], which consists of a full PLL with additional injection in the VCO to improve its phase-noise characteristics. Additionally, unlike the ILPLL, both IL and PLL actions are performed at the same node using common-mode injection in the varactors.
B. Common-Mode Injection
In most LC oscillators, the control voltage of the varactor is used to set the frequency of oscillation, . In such architectures, the instantaneous voltage oscillation at the output node results in transient changes in the capacitance (Fig. 3) . Due to this effect, the voltage of the common-node A has an extra frequency component at [8] . Similarly, if we inject a component at the varactors' common node, then the mixing action of the varactors will inject a current at into the tank. However, such a circuit will constitute a frequency divider, which is not desirable in many applications. We will describe the basic principles of the proposed architecture that avoids such division and provides a very wide locking range. Fig. 3 shows the basic schematic of the proposed wideband injection-locking system. A complementary transmission gate is used as a single balanced passive mixer. The output of the LC oscillator is buffered by the current mode logic (CML) to CMOS stage. The transmission gate is driven by the outputs of the buffer and the reference clock is used as the input. The output of the transmission gate is directly fed to the varactors in the LC oscillator thereby completing the loop.
C. Implementation Details
D. System Analysis in Locked State
In the locked state, the output of the transmission gate contains a high-frequency component and a dc component. The value of the dc component is determined by the phase difference between the reference and the buffer output is proportional to [see Fig. 4 (d)]. The phase difference between the oscillator output and the injected clock is given by [2] (1)
Assuming a constant delay through the CML to CMOS buffer, the phase difference between the clock and buffer output is given by (2) Thus, the dc component of the switch output is dependent on . In the unlocked state, the dc component brings the close to (PLL action) and the component performs the injection lock. Thus, the phase difference becomes dependent on reference frequency, which enables wideband locking. Fig. 4 (e) shows the simulated varactor control voltages under locked condition for two frequencies (14 and 16.5 GHz). The dc levels are different and are overridden by the corresponding components. buffers add a constant delay across all frequencies helps increase the injection range as it amplifies the phase shift when frequency increases (2) . This helps the switch output to cover the entire voltage range (0-Vdd), as shown in Fig. 4 
(d).
It is important to clarify that the proposed work achieves wider locking range due to the PLL like loop, which brings the center frequency of the oscillator within the injection range automatically. The inherent properties of a VCO-only system like injection range and JTB remain intact and are still a function of the of the oscillator. Our unique methodology alleviates the need of using a loop filter so that system can have a high JTB.
E. Quadrature Phase Generation
For quadrature phase generation, a secondary matched LC oscillator is coupled to the primary in a quadrature VCO (QVCO) configuration. Fig. 5 shows the schematic of quadrature phase generation circuit. Antiphase coupling is achieved using pMOS differential pairs. The strength of the coupling is controlled by varying the tail current of the pMOS differential pair. A coupling factor of above 25% was used to provide sufficient oscillation reliability [9] .
The control voltage of the secondary is generated from the output of the transmission gate after sending it through a passive low-pass filter, consisting of two RC sections in series with k and fF. A passive filter is chosen to reduce power consumption and values of RC are chosen to have a 3-dB bandwidth of 1 GHz, which provides more than 50 dB of attenuation to the component and allows the dc component to pass through. This has two effects. Firstly, it allows both oscillators to have the same , and secondly, it ensures that there is no coupling between them through the varactors' common mode. A two-stage RC section is chosen for more efficient isolation as it provides sharper ( 40 dB/dec) attenuation without slowing down the feedback loop as the 3-dB bandwidth does not need to be too small. This isolation is important for generating accurate quadrature phases as it ensures that coupling between primary and secondary oscillators is solely antiphase through the pMOS differential pairs and there is no in-phase coupling through the varactors. If not attenuated, in-phase coupling would force the phases of the oscillators to be aligned.
ILOs have been frequently used for clock de-skewing applications [3] . Equation (1) suggests that the phase of the output clock can be varied by changing the of the oscillator. In our architecture, the phase of the replica oscillator can be adjusted by changing the bias of secondary varactors VarA and VarB, which are chosen to be more than seven times smaller than the main varactors (Fig. 5) . Secondary varactors are controlled externally and are not a part of the loop. Thus, sizing of the secondary varactors present a tradeoff between the de-skew range and locking range. Sizes of the secondary varactors were kept much smaller than primary varactors so that the locking range is minimally altered. To provide sufficient de-skew, the control voltages of VarA and VarB were altered in the opposite direction. This phase controllability is also imperative for clock receiver application where exact quadrature phases may not be required due to polarized-mode dispersion effects [10] .
III. MATHEMATICAL ANALYSIS
In this section, we propose a mathematical model of our system and derive the new effective locking range. To simplify the analysis, we delink IL and PLL aspects of our design. Fig. 6 shows both IL and PLL characteristics. Injection is modeled as an additive input. The output tracks the input , except for a phase difference , which may be time varying. The PLL part of the system consists of a mixer with a gain of and a constant delay of . The mixer has inputs from the reference clock and the delayed version of the LC oscillator output. The output of the mixer goes to the common mode of the varactors, which, through its mixing action, converts it to equivalent injection at . The injection-locking dynamics for weak injection is governed by the famous Adler's equation [11] 
Here, is the locking range defined as
To take into account the PLL action, we replace by (5) where (6) However, we have already taken the component into account in the form of injection so we are left with (7) To make (7) comparable to the Adler's equation, we modify it to have only a single sinusoid (8) where and
We therefore have (10) 
In the locked state , thus for a real solution,
Thus, the new effective locking range is . It can be inferred from (12) that for all values of such that (15) will be greater than , and hence, the improvement in the locking range. For a maximum reference frequency of 18 GHz, the upper limit of is 27.7 ps. Fig. 7(a) shows a plot of the new locking range and the regular locking range based on (12) and (4), respectively. It predicts an average new locking range of 1.8 GHz, which is a 9 improvement over that of a regular injection-locked LC oscillator. To further examine the system, a simulink-based behavioral model was designed. Using the same, transient solutions to (3) and (7) were calculated for the case when the oscillator natural frequency was 13 GHz and injected frequency was 14.8 GHz. Fig. 7(b) clearly shows that our proposed system locks to the injected frequency because of its extended locking range whereas the regular ILO fails to do so as the injected frequency is well beyond its locking range.
Spectre-based simulations reveal a single-sided locking range of 1.7, 1.8, and 2.1 GHz for the reference frequencies 13, 15, and 17 GHz, respectively. Comparing the simulation results with the predictions of our mathematical model [see Fig. 7(a) ] reveals a locking range mismatch of 0.1, 0, and 0.3 GHz at 13, 15, and 17 GHz, respectively. Mismatch can be attributed to the fact that the simple mathematical model does not take into account the variation of parameters like and with frequency. Fig. 8 shows the behavior of with variation in . Initially increases as increases, but as increases to 30 ps, starts decreasing. This clearly shows that there is an optimum for maximum locking range. We choose to be 20 ps to maximize the locking range.
Equation (10) suggests the dynamics of the proposed system is similar to that of the injection locked of a VCO only system, as described by the Adler's equation (3) . JTB of a simple ILO is proportional to its locking range , as derived in [3] ,
where is the injection strength. Thus, the proposed system has a similar jitter transfer function as that of the usual ILO, i.e., a first-order PLL [7] . However, due to its larger locking range , it has a higher tracking bandwidth than a conventional ILO for a given and injection strength (16) . The jitter from the incident signal is filtered by the low-pass characteristic of the noise transfer function, and the output signal tracks the phase variations of the incident signal within the loop bandwidth. Measured results for jitter transfer show a first-order behavior with 20-dB/dec attenuation [see Fig. 11(a) ].
The phase of the oscillator is fixed for a given frequency, as shown in Fig. 4(a) . However, phase of the replica oscillator can be changed by controlling bias of the secondary varactors VarA and VarB. The replica oscillator is not a part of the feedback loop, hence the de-skew relationship is described by (1) . This would suggest a total de-skew range of 180 . However, measured results show an average de-skew range of 140 (Fig. 14) . This is due to the size of the secondary varactors, which are not large enough to change the natural frequency of the oscillator for a full 180 phase shift. 
IV. MEASUREMENT RESULTS
A prototype has been designed and fabricated in 65-nm CMOS technology with a 1-V supply voltage. nMOS transistors in accumulation mode were used to implement the varactors with control voltage applied to the drain/source. Spiral inductors of value 0.67 nH were designed to have simulated of over 14 in the frequency range of interest (Fig. 9 ). They were constructed using thick top two metal layers with added ground mesh for enhancement. The die micrograph (Fig. 15) shows their octagonal structure sized 110 110 m each. A high-design was chosen to substantiate the efficacy of the proposed locking range extension technique as the injection-locking range is inversely proportional to in standard ILOs [2] .
The key ILO parameters based on design methodology and simulation results are described in Fig. 7 .
A. Locking Range and Root Mean Square (rms) Jitter
In our measurement setup [see Fig. 10(f) ], an external signal generator is used to provide the reference clock used for injection. The frequency of the reference clock was varied and output waveforms were observed on a sampling oscilloscope [see Fig. 10(a)-(e) ]. A locking range of 13.4-17.2 GHz was measured, which translates to 24.8% around the center frequency. The achieved locking range is limited by the varactor tuning range. The power consumption depends on the frequency of operation and varied between 8.5-9.5 mW going from low to high frequencies. For comparison, a previous design [3] uses a low-(2.5) inductor to achieve a maximum locking range of 12% with strong injection while consuming 13.1 mW for a single injection-locked LC oscillator. The rms jitter of the reference and the output waveforms were also measured across several frequencies in the locking range and are plotted in Fig. 10(g) . A maximum rms jitter addition of 0.15 ps is observed at 17 GHz, which is expected considering that the system output goes through several buffers to drive the output stage.
B. Jitter Transfer Function
The jitter transfer function was measured using the test setup shown in Fig. 12 . In this setup, a secondary clock was mixed with the primary clock to generate an amplitude-modulated (AM) signal. This signal was transformed to a phase-modulated (PM) signal by on-chip CML-CMOS converters. The PM signal was used as the new reference clock. The secondary clock frequency was varied from 10 MHz to 2 GHz for each and the spectrum components of the output and the reference were measured at the carrier and sideband frequencies [see Fig. 12(b) ] using a spectrum analyzer.
Measurements were made [see Fig. 11(a) ] for three reference frequencies (14, 15, and 16 GHz) , and an average JTB of 400 MHz was recorded. High JTB helps in retaining the low-frequency jitter while eliminating high-frequency jitter, as depicted in Fig. 11(b) . It is important to retain the low-frequency jitter in forwarded clock receivers as low-frequency jitter is correlated with the data [6] . 
C. Quadrature Accuracy and De-Skew
Quadrature phase accuracy was confirmed by measuring the phase difference between the outputs of the two oscillators after careful calibration of the measurement setup. A maximum offset of 2.8% (from 90 ) is observed between the two phases at 15 GHz [see Fig. 13(a) ]. Bias to VarA and VarB (Fig. 5) were fixed while making quadrature accuracy measurements. They were then varied from 0-Vdd to measure the maximum phase shift of the replica oscillator (Fig. 14) . Table I compares the performance of the proposed system with similar works.
V. CONCLUSION
A new locking scheme for extended injection range in an LC oscillator was introduced and analyzed. The dynamics of the system were derived and the new locking range was proven to be better than that of a conventional ILO. The system requires only a single clock phase for operation. Quadrature phase generation was demonstrated by adding a secondary coupled oscillator to the system. This wide locking range of the proposed system eliminates the need for center-frequency adjustment.
